Introduction
Negative Bias Temperature Instability (NBTI) in pMOSFETs is a major reliability concern to continued device scaling. The degradation behavior, mechanism, degradation model, and recovery behavior have attracted widely attention recently [1] - [7] . However, there is little report to address the correlation between drift in device electrical parameters.
In this work, NBTI of state-of-the-art pMOSFETs fabricated with dual gate oxide thickness (Tox) is investigated. Results indicate that mobility degradation is significant in the device with thinner Tox. Further, the effect of mobility degradation on Id degradation was analyzed. Finally, a model is established to evaluate the impact of supply voltage (Vdd) on Idsat degradation.
Experiments
pMOSFETs used in this work were fabricated by an advanced dual gate CMOS process with dual gate oxide thickness. Tox (EOT) is 1.4nm, 5.6nm for the core and I/O device, respectively. To investigate the NBTI induced degradation, dc stress with various Vg was applied to the gate under various temperatures with the source, drain, and substrate tied to the ground. Idsat and Idlin were monitored under Vg=Vdd, Vd=Vdd or -50mV. V T was extracted under Vd=-50mV. The temperature of stress and measurement is identical during each experiment. Fig. 1 shows the typical result of Id degradation and V T shift for the device stressed under similar Eox. Krishnan et al. has reported that Id degradation resulted from  V T can be expressed as follows [2] :
Results and Discussion
(2) where 1 < < 2. Note that mobility degradation is ignored in deriving Eqs. 1 and 2. To verify the validity of Eqs. 1 and 2, Figs. 2 and 3 analyze Idlin and Idsat degradation as a function of - V T /(Vg-V T ). As seen in Fig. 2 , data of Tox=5.6nm device stressed under various Eox and temperatures exhibit a slope of 1.02, very close to 1 as in Eq. 1. However, Idlin degradation data of Tox=1.4nm device has a slope of 1.64, indicating mobility degradation is not negligible in Tox=1.4nm device.
This argument can be confirmed from Fig. 4 , where split C-V measurement was performed to measure the mobility. Fig. 4 shows the fresh and aged mobility data for devices stressed to reach the same  V T /(Vg-V T ). According to Eq. 1, devices should exhibit similar Idlin degradation if mobility degradation is truly negligible. However, Figs. 4 and 5 reveal that Tox=1.4nm device has large mobility degradation. To explain enhanced mobility degradation in Tox=1.4nm device,  V T is expressed as:
(3) where  Qit is interface state generation, while  Qot is positive charge trapping. Since mobility degradation has a strong correlation with  Qit [8] , our data suggest that  V T in Tox=1.4nm device is mainly resulted from  Qit. On the other hand,  V T in Tox=5.6nm device is mainly resulted from  Qot in the gate oxide.
According to data in Figs. 2 and 3 , the new model to correlate  V T and Id degradation can be established as follows:
(5) where m 1 is the slope in Fig. 2 that can be used to represent the severity of mobility degradation. m 2 is the slope in Fig.  3 and its value is affected by both mobility degradation and carrier velocity saturation.
Because the same device may operate under various Vdd, the effect of Vdd on Idsat degradation is necessary to explore. The relationship between (Vg-V T ) and Idsat measured under Vg=Vd=Vdd is analyzed in Fig. 8 shows the Idsat degradation as a function of Vdd for both Tox=5.6nm and 1.4nm devices. Reasonably good fitting between data and model indicates that Eq. 5 and the results in Fig. 3 can be used to predict the impact of Vdd on Idsat degradation.
Conclusions
NBTI in advanced pMOSFETs with dual gate oxide thickness was investigated. The correlation between Id degradation and V T shift was discussed. Further, a model to predict Idsat degradation under various Vdd has been established. Such an investigation can lead to a thorough understanding on the NBTI of advanced MOS devices. 
